Skip to end of metadata
Go to start of metadata

EE2169 Laboratory for Digital Systems Design I

Welcome to Fall 2016 Class

These WIKI pages provide instructions, assignments, and supplemental information for the laboratory sections of EE2369, Digital Systems Design I.

_______________________________________________________________________________________________________________________________________________________________ 

Sign in Sheet

woluld you sign in using the folowing link

https://docs.google.com/forms/d/1eR9EqL04h1XJvzSOauNgJWw6eVHMfllpYCjqa3mqpSA/viewform?edit_requested=true

Laboratory Information

EE2169 Syllabus Fall 2016

 

Laboratory Assignments

Lab1 – Binary Number Systems

Lab2 – Switch and LED Logic

Lab3 – Logic Expressions

Lab3B – Logic Circuit in Xilinx ISE

Lab4 – Numeric Braille Writer

Lab4B – Numeric Braille Printer with universal logic gates

Lab 5 - Numeric Braille Printer Verilog & VHDL  (week of October 10 - 14)

            Lab5 Header Verilog (.v file)

            Lab5 Header VHDL (.vhd file)

Lab6 – Full Adder and BCD to 7-segment Decoder (week of October 17 -21)

            LAB 6 Fall2016 HeaderSample (.v)

            Lab 6 Constraints (.ucf)

Lab7 – Adder-Subtractor and Transmitter          ( week of November 1 - 4 )

    Lab7 Part B Constraints (.ucf)

Lab8 – Finite State Machine               (week of November 7 - 11)

            FSM Verilog example

 

Final Lab – Vending Machine Controller          (weeks of November 14 -  December 2)

      

ASIC World - Verilog HDL Tutorial and Examples

Introduction to Verilog - P.M. Nyasulu  

NI ELIVS II Orientation Manual

NI Digital Electronics FPGA Board - User Manual  

NI Labview Environment Tutorial

Spartan 3E DEFB User Constraints File Template

BASYS UCF Template

Xilinx ISE Design Software Download

Xilinx ISE Basic Schematic Input Tutorial (Youtube)

Xilinx ISE Getting Started and iMPACT Tutorial (pdf)

Xilinx ISE Verilog HDL Tutorial (Youtube)

Xilinx Test Bench Tutorial (pdf)

  • No labels