Skip to end of metadata
Go to start of metadata

EE2169 Laboratory for Digital Systems Design I

These WIKI pages provide general, assignment, and supplemental information for the laboratory sections of EE2369, Digital Systems Design I.

_______________________________________________________________________________________________________________________________________________________________ 

Laboratory Information

 

 

Syllabus Summer 2016

 

 

Laboratory Assignments

 

Lab 1

 

 

Lab 2

Lab 3

Lab 3B

Lab 4 - Numeric Braille Printer

Lab 5 - Numeric Braille Printer Verilog & VHDL

Lab5 Verilog Header (.v file)

Lab5 VHDL Header (.vhd file)

Lab 6 - Decoder/Adder

LAB6 Verilog Header (.v file)

Lab6 Constraints (.ucf file)

Lab7 – Add-Sub and Transmitter

Lab7 Part B Constraints (.ucf)

Lab 8 - Finite State Machine

FSM verilog example

FINAL Lab - The Laundry Washing Machine Display Controller

Lab Final - Laundry Washing Machine

 Chapter 8.4 - Digital Systems Design  - Mano & Ciletti.

FSM Tutorial (.pdf)

EE2169 Final Lab Presentation

      

ASIC World - Verilog HDL Tutorial and Examples

Introduction to Verilog - P.M. Nyasulu  

NI ELIVS II Orientation Manual

NI Digital Electronics FPGA Board - User Manual  

NI Labview Environment Tutorial

Spartan 3E DEFB User Constraints File Template

BASYS UCF Template

Xilinx ISE Design Software Download

Xilinx ISE Basic Schematic Input Tutorial (Youtube)

Xilinx ISE Getting Started and iMPACT Tutorial (pdf)

Xilinx ISE Verilog HDL Tutorial (Youtube)

Xilinx Test Bench Tutorial (pdf)

  • No labels